Abstract
This paper proposes a novel memory architecture, PIE-DRAM, to mitigate the performance overhead caused by IECC. Unlike conventional IECC architectures......
小提示：本篇文献需要登录阅读全文，点击跳转登录
Full Text Link
