Abstract
In order to improve the frequency of phaselocked loop (PLL), a high-speed divider-by-4/5 and 8/9 dual modulus prescaler are proposed. The speed of the......
小提示：本篇文献需要登录阅读全文，点击跳转登录
Full Text Link
