Abstract
This paper presents a statistically- driven two- step flash sub-analog-to-digital converter (ADC) to construct the high-speed time-interleaved ADC in ......
小提示:本篇文献需要登录阅读全文,点击跳转登录