Abstract
Parallel cyclic redundancy check (CRC) architecture for high-throughput forward error correction decoders in broadband communication systems is propos......
小提示：本篇文献需要登录阅读全文，点击跳转登录
Full Text Link
