Abstract
A digital subsampling ADC-PLL is simulated using Verilog-A models with ring-amplifier designed in a 65nm CMOS process. The ADC-PLL utilizes a ring-amp......
小提示：本篇文献需要登录阅读全文，点击跳转登录
Full Text Link
